Code Generation from Architectural Multiviews Description 2 Related Work
نویسندگان
چکیده
The software architecture of a system defines its high-level structure, exposing its gross organization as a collection of interacting components. It typically plays a key role as a bridge between requirements and code. Practitioners have come to realize that having a good architectural design is a critical success factor for complex system development. To improve design at architectural level, we have proposed a description model based on the view notion. Through this model, it is possible to describe both components and connectors according to several views. In this paper, we deal with the code generation from architectural specification obtained via our multiviews description model.
منابع مشابه
The ArchMapper Approach to Architectural Conformance Checks: An Eclipse-based Tool for Style-oriented Architecture to Code Mappings
The ArchMapper approach allows performing two activities in the software development process efficiently: checking the conformance of the code to the intended architecture as specified by an architectural description, and generating code skeletons and architecture-related configuration files from the architectural description. Both directions exploit information based on the architectural style...
متن کاملAn Activity Language for the ADL Toolkit
Over the past decade numerous architecture description languages (ADLs) and tools have been developed [2]. Each has certain strengths, and each tends to work in isolation. A desirable goal is to find ways to combine the capabilities so that new architecture development environments can be easily developed by combining existing building blocks for architectural description, analysis, code genera...
متن کاملInstruction-Set Modeling for ASIP Code Generation
A main objective in code generation for ASIPs is to develop retargetable compilers in order to permit exploration of di erent architectural alternatives within short turnaround time. Retargetability requires that the compiler is supplied with a formal description of the target processor. This description is usually transformed into an internal instruction set model, on which the actual code gen...
متن کاملChristian Panis Scalable DSP Core Architecture Addressing Compiler Requirements
This thesis considers the definition and design of an embedded configurable DSP (Digital Signal Processor) core architecture and will address the necessary requirements for developing an optimizing high-level language compiler. The introduction provides an overview of typical DSP core architectural features, briefly discusses the currently available DSP cores and summarizes the architectural as...
متن کاملInstruction-Set Modelling for ASIP Code Generation
Rainer Leupers, Peter Marwedel University of Dortmund Department of Computer Science XII 44221 Dortmund, Germany email: [email protected] Abstract A main objective in code generation for ASIPs is to develop retargetable compilers in order to permit exploration of di erent architectural alternatives within short turnaround time. Retargetability requires that the co...
متن کامل